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RÉSUMÉ 
Ce mémoire présente un nouvel algorithme qui a pour objectif de calculer les valeurs de 
court-circuit en utilisant une méthode d’analyse nodale-modifiée-augmentée (MANA). L’intérêt 
principal de cette méthode est la résolution de réseaux de distributions qui sont complexes et 
déséquilibrés. Cependant, cette méthode peut être appliquée à la résolution de réseaux équilibrés, 
déséquilibrés, radiaux et bouclés, et de façon générale aux réseaux de distribution et de transport. 
La contribution significative de cette recherche est le développement d’une méthode 
générale capable de résoudre des fautes parallèles, des fautes séries et des fautes simultanées sur 
divers barres du réseau tout en évaluant les courants de contributions sur l’ensemble des appareils 
constituants le réseau multi-phasé. De plus, ce document présente un algorithme de résolution du 
court-circuit sur toutes les barres du réseau avec une méthode efficace combinée avec un solveur 
robuste et performant pour des systèmes linéaires à matrices creuses non-symétriques. 
La méthodologie proposée est de définir les modèles des équipements typiques que l’on 
retrouve dans les réseaux de distribution, soit les sources de postes, les transformateurs à deux 
enroulements, les transformateurs à trois enroulements, les machines synchrones, les machines à 
inductions, les lignes couplées, les câbles et les appareils de protections et de sectionnement. Par 
la suite, on tente de développer des algorithmes pouvant résoudre les systèmes multi-phase 
complexes et déséquilibrés. Enfin, une aperçue des techniques de résolution directes de systèmes 
linéaires est étudiée pour réduire le temps de calculs pour la résolution du problème de court-
circuit.  
Les modèles et les algorithmes ont été validés en comparant les résultats avec des références 
publiées. Les résultats démontrent une bonne précision numérique des modèles et une robustesse 
des algorithmes. La performance de la résolution demeure cependant une recherche importante à 
poursuivre. 
  v 
 
ABSTRACT 
This dissertation presents a new algorithm for the calculations of short-circuit currents in 
multiphase power systems using the modified-augmented-nodal analysis (MANA) approach. The 
main focus of this method is to solve complex unbalanced distribution systems. However, the 
proposed method is also applicable to balanced, unbalanced, radial and highly meshed secondary 
networks or transmission systems.  
The main contribution of this research is the development of a general method able to 
compute shunt, series and simultaneous fault currents at fault locations with the evaluation of 
contributing currents on all network devices using a multiphase circuit representation. It also 
presents how to compute short-circuit currents at any system location with an efficient method 
combined with a high-performance and robust package for large sparse asymmetric linear 
systems.  
The proposed methodology starts by defining typical models of devices in the distribution 
system, such as substation sources, two-winding transformers, three-winding transformers, 
synchronous machines, induction machines, overhead electromagnetic coupled lines, cables, 
switching devices and protective devices. Then, short-circuit algorithms are developed to solve 
multiphase complex unbalanced systems. An overview of sparse linear equation direct solution 
methods is also presented for the objective of computational time reduction in large scale 
systems. 
The models and algorithms are validated using published references. The validation tests 
cases have shown good numerical accuracy and robustness on small and large networks. The 
performance remains an issue for large networks and further research remains to be contributed 
on this particular aspect.  
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CHAPTER 1. INTRODUCTION 
1.1. Overview 
This dissertation presents a new algorithm for the calculation of short-circuit currents in 
multiphase network using the modified-augmented-nodal analysis (MANA) approach [1]–[3]. 
The main focus of this method is to solve complex unbalanced distribution systems. However, 
this method is also applicable to balanced, unbalanced, radial, highly meshed distribution and 
transmission systems. Furthermore, this method is oriented towards applications in distribution 
and transmission system planning and operation. This presentation is assuming linear network 
components. Furthermore, it considers deactivated dynamic controls for planning short-circuit 
studies (e.g. LTC).  
The computation of short-circuit currents for distribution and transmission systems has been 
traditionally accomplished by the application of the method of symmetrical components [4]-[8] in 
sequence network domain. For balanced three-phase systems, this method has shown precise 
results since the symmetrical transformation theorem is accurate for balanced systems 
(continuously transposed transmission lines, balanced loads, and balanced generation and 
transformation components). Since distribution feeders are inherently unbalanced systems, the 
method of symmetrical components exhibits significant approximations. The validity of the short-
circuit study using sequence networks can be seriously jeopardised when considering complex 
configurations in the distribution system, such as phase merging topology, single-phase 
distributed generation (DG), single-phase two wire configurations and atypical transformer 
configurations (YNOdo and DOdo).  
Switching and protective devices are largely represented in systems for contingency 
analysis and reliability analysis. These zero impedance devices can be cumbersome for a matrix 
based short-circuit solver.  
Since the accuracy of short-circuit analysis has a direct impact on protection and 
coordination studies and on the reliable operation of distribution systems, a general multiphase 
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method should replace the traditional sequence network based method used in many short-circuit 
software packages. Therefore, the target of this project is to introduce a general approach and 
generic modeling capabilities to solve complex unbalanced networks. With the high penetration 
of distributed energy resources (DER) in the distribution system, there has been a surge of 
interest in three-phase (or multiphase) short-circuits analysis, since these models encounter severe 
limitations in sequence domain. This is the area of study and thus the scope of this research. 
1.2. Research Objective and Methodology 
1.2.1. Objective 
The objective of this research is to develop an algorithm for calculating short-circuit 
currents for complex unbalanced distribution systems using the MANA method. This method 
fully respects actual network components of distribution and transmission systems and reduces 
the necessity of pre- and post- processing tasks in the implementation of the algorithm. Although 
the presented method is of a general nature and is suitable for transmission systems or other 
highly meshed systems (e.g. secondary distribution networks), the main focus of this research is 
on unbalanced distribution systems. 
1.2.2. Methodology 
The methodology followed in this research considers several steps. The first step is the 
modeling of all distribution components in MANA representation.  
Once all the devices are modeled in a specified formulation method, the second step is to 
develop the algorithms for short-circuit analysis. The solution of MANA equations requires the 
usage of sparse matrix packages. Such linear algebra packages must be capable of solving large, 
sparse and unsymmetrical matrices. Hence, the selection of a high-performance, robust, memory 
efficient package is strongly related to the research presented in this work.  
The validation of short-circuit calculations presented in this work is based on recognized 
benchmarks. These validation benchmarks were selected for different purposes. The first tests 
were used to validate the device models and the general algorithm. A balanced network solution 
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was selected and compared with a published reference [5]. To validate unbalanced networks, 
results for the 13-bus feeder from IEEE [9] developed by the Distribution Test Feeder Working 
Group, part of IEEE Power and Energy Society (PES) Distribution System Analysis 
Subcommittee, are presented and compared to the solutions submitted by the working group. 
Finally, performance tests were conducted comparing two known solvers, KLU and MKL 
PARDISO. 
1.3. Report Outline 
Chapter One presents an overview of the research orientation and provides information on 
the objectives and the methodology used for this research project.  
Chapter Two presents a literature review for short-circuit calculation methodologies and 
numerical solutions. The scope and limitations of these techniques are also discussed. A 
comprehensive description of the MANA method is presented as well.  
Chapter Three focuses on distribution network devices represented in the MANA 
formulation.  
Chapter Four presents different fault models using the MANA formulation and the 
algorithms for four different types of analysis. The four analysis types are: short-circuit current on 
all single phase and three-phase buses and nodes, shunt fault on a specific bus with fault flow, 
series fault on a specific bus with fault flow and simultaneous fault on several buses and lines 
with fault flow.  
Chapter Five presents validation test cases used for testing the presented solution methods. 
Chapter Six presents conclusions and recommendations for further research. 
1.4. Research Contribution 
The major contribution of this research is the development of methods able to: 
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 Compute shunt fault, series fault and simultaneous fault currents at fault locations 
with the evaluation of contributing currents on all network devices using multiphase 
circuit representation; 
 Compute short-circuit currents at all locations of a system with an efficient method 
designed for system planning and operation purposes; 
 Solve any type of network configuration: radial, highly meshed, phase-merging, 
three-phase, single phase, large (more than 10 000 bus) systems; 
 Solve with a high-performance, robust, memory efficient and easy to use package 
for large sparse unsymmetrical linear systems and possibly ill-conditioned networks; 
 Adequately represent practical devices in distribution systems, such as substation 
sources, two-winding transformers, three-winding transformers, electronically 
coupled generators, synchronous machines, induction machines, overhead 
electromagnetic coupled lines, cables, shunt inductances, switching and protective 
devices etc. 
An additional contribution of this research project is the benchmarking and testing of 
several high-performance sparse linear solvers for circuit simulation.  
It is noted that all the above contributions are within the context of specialized short-circuit 
analysis tools used for power system design and operation. The short-circuit currents are 
calculated in steady-state phasor domain. Such tools are designed for quick and multiple location 
fault calculations, protection and coordination analysis. This presentation contributes to the 
improvement and generalizations of traditional short-circuit analysis tools. 
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CHAPTER 2. SHORT-CIRCUIT ANALYSIS 
2.1. Literature Review 
Short-circuit analysis consists of calculating fault currents and voltages primarily for the 
determination of protection and coordination time-current characteristic (TCC) [10]. It is 
traditionally performed using symmetrical sequence networks [4]-[8]. Sequence networks have 
been utilized mostly for balanced transmission systems and can provide an exact solution with 
fast computational performance and reduced memory usage. The nodal admittance matrix (YBus) 
formulation is the most widely used method for formulating network equations for short-circuit 
calculations. It can be found in most power system reference books. The nodal impedance matrix 
(ZBus) [11][12] building algorithms based on graph theory and topological particularities are also 
used for finding short-circuit currents. The compensation method is a computational scheme for 
simulating the effects of changes in the values of a network’s passive elements. It uses the 
admittance matrix to compute short-circuit currents in the sequence domain [13] [14]. A post 
processing is necessary to compute source contributions and protective device currents. 
The distribution system is an unbalanced network. Therefore, short-circuit analysis based on 
multiphase unbalanced network representation is unavoidable. With the development of faster 
computers and with the availability of more precise system data in power utilities, it is necessary 
and technically affordable to perform short-circuit analysis using detailed multiphase 
representation. In addition, the interconnection of three-phase and single-phase distributed 
generation has increased the importance of multiphase analysis [15]. The complexity of some 
configurations such, as phase-merging and atypical transformer connections (YNOdo, for 
example), require a phase domain analysis approach in order to provide an accurate solution.  
Considering the radial structure of a distribution feeder, an equivalent three-phase 
impedance matrix method was developed with the capability to incorporate different types of 
faults [16][17]. Achieving the advantages of high performance, robust convergence and accuracy 
for radial systems, another method based on two matrices, the bus-injection to branch-current 
matrix (BIBC) and the branch-to current to bus-voltage matrix (BCBV), was developed to solve 
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various types of single or simultaneous unsymmetrical faults [18]-[20]. The ladder iterative 
technique, also known as the backward/forward sweep technique, is also a method used for 
computing short-circuit values for unbalanced distribution systems [21][22]. This technique can 
encounter some convergence issues when dealing with ungrounded transformer connections and 
delta type systems. Furthermore, the ladder iterative technique addresses only radial and weakly 
meshed networks. An approach in phase domain representation oriented towards applications in 
distribution system operation analysis using a nodal admittance matrix was developed in [23]. 
This technique can compute cross country (two faults affecting the same circuit) and triple 
double-line-to-ground faults. It also takes into considerations load and generator contribution by 
performing a load flow prior to solving the short-circuit analysis. As stated by the author of [23] 
the transformer models used in this method are non-trivial since they are based on the classical 
YBus representation. Also, zero impedance devices, such as protective devices and switching 
devices, must be removed in a pre-treatment process.  
In this dissertation, a general multiphase short-circuit analysis technique capable of solving 
any type of structured network is presented. This technique is based on the MANA formulation 
[1]-[3].  
The classical nodal analysis formulation has some important disadvantages when modeling 
the power system. One of the disadvantages is the inability to incorporate ungrounded voltage 
sources. This issue has been addressed by using modified nodal analysis (MNA) [24]. Hence, 
extra equations for voltage sources were added to the linear system. Assuming a nodal admittance 
model for every component is a significant limitation. An ideal transformer model and zero 
impedance devices do not have an admittance matrix formulation. The MANA formulation can 
eliminate various classical nodal and MNA limitations. 
The MANA method models transformer and other power system devices using circuit based 
relations, thus respecting the actual circuit components. It reduces pre-processing and post-
processing by avoiding matrix manipulations and by retaining zero impedance elements and 
different source type current contributions [2]. The solution technique uses a sparse matrix solved 
by employing LU factorization algorithms.  
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2.2. Modified-Augmented-Nodal Analysis  
The MANA expands the MNA formulated in the mid 1970’s. The general MANA 
formulation uses the following symbolic formulation [3][25]: 
 
 
        
          
          
          
  
  
  
  
  
   
  
  
  
  
  (2.1)  
This formulation is used for steady-state and time-domain solutions in EMTP-RV [26]. A more 
simplified approach given by the following equation is used in this presentation 
 
 
 
 
 
        
  
    
  
    
  
      
 
 
 
 
  
  
  
  
   
  
  
 
 
  (2.2)  
It is also used only in steady-state phasor domain solution. 
In the above equation: 
    : linear network admittance matrix  
   : voltage sources adjacency matrix 
   : dependency functions matrix 
   : adjacency matrix of zero impedance type devices 
   : adjacency matrix of infinite impedance type devices 
   : vector of unknown nodal  
   : vector of unknown voltage source currents  
   : vector of unknown currents in dependent branch functions 
   : vector of unknown currents in zero impedance element vector 
   : vector of nodal current injections 
   : vector of known source voltages 
The following theory taken from [1] is repeated here for convenience and relations to further 
developments. 
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2.2.1. Independent Voltage Sources 
If a voltage source is connected between any two nodes k and m, then: 
          (2.3)  
where      . This places a 1 in column k and a -1 in column m of the voltage source equation 
in   . If the voltage source is numbered as q in the list of voltage sources, then 
   
         (2.4)  
   
          (2.5)  
   
        (2.6)  
   
         (2.7)  
       (2.8)  
Equations (2.4) and (2.5) are used to account for the voltage source relation (2.3). Equations (2.6) 
and (2.7) stand for the sum of currents exiting the nodes k and m. 
2.2.2. Ideal Transformer Model 
An ideal transformer model consists of one dependant voltage source and a dependent 
current source. It is shown in Figure 2-1. 
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Figure 2-1 Two-Port Ideal Transformer Representation 
It can be represented using the equation: 
 
                (2.9)  
where   is the turn ratio. This model is equivalent to the traditional ideal transformer 
representation shown in Figure 2-2. This last representation will be used in this document. 
 
Figure 2-2 Traditional Ideal Transformer Representation 
If an ideal transformer model is numbered as q in the list of dependent branch functions, 
then its contribution is: 
   
         (2.10)  
   
          (2.11)  
   
          (2.12)  
   
         (2.13)  
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and: 
           (2.14)  
            (2.15)  
            (2.16)  
           (2.17)  
2.2.3. Zero and Infinite Impedance Elements 
If a zero impedance element is connected between two arbitrary nodes k and m, the unit 
can be considered as an ideal closed switch. It can be represented by the equation: 
         (2.18)  
For the switch numbered q in the list of switches: 
   
         (2.19)  
   
          (2.20)  
           (2.21)  
            (2.22)  
           (2.23)  
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If an infinite impedance element is connected between two arbitrary nodes k and m, then it can be 
considered as an ideal open switch. It can be represented by the equation: 
       (2.24)  
For the switch numbered q in the list of switches: 
   
         (2.25)  
   
         (2.26)  
           (2.27)  
           (2.28)  
           (2.29)  
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CHAPTER 3. MANA MODELS FOR MULTIPHASE DEVICES 
This section presents the detail models for the distribution devices. To ease the 
comprehension of the models, each device is presented by a general matrix following the 
equation (2.2). These matrices (e.g.    or   ) represent a sub matrix of the whole system.  
3.1. Substation 
A substation is modeled by an equivalent source. In the distribution system, it is modeled as 
an ideal source with an equivalent impedance. The equivalent impedance is generally given in 
sequence domain. The sequence impedances are based on three-phase short-circuit power, line-
to-ground short-circuit power and the reactance over resistance (X/R) ratio: 
         
     
 
    
 (3.1)  
         
       
 
        
 (3.2)  
Where: 
       : three-phase short-circuit power 
       : single-phase short-circuit power 
      : nominal line-to-line voltage 
   : complex positive sequence impedance 
   : complex zero sequence impedance 
By solving equation (3.1), we find the module of the complex positive sequence. By 
knowing the X/R ratio Z1 can be determined. The zero sequence impedance is then computed by 
using equation (3.2). The negative sequence (Z2) impedance is assumed to be equal to Z1 due to 
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balanced system representation. These impedances are then converted into phase domain using 
Fortescue transformation [7]: 
    
 
 
         (3.3)  
    
 
 
        (3.4)  
Where: 
   : Self Impedance of a continuously transposed line 
   : Mutual Impedance of a continuously transposed line 
The phase admittance matrix of the source can be defined as: 
          
      
      
      
 
  
  
      
      
      
  (3.5)  
Distribution substations are generally three-phase systems. For any type of three-phase 
source (Yg, Y, and Delta) with an impedance connected between the nodes k and m, the 
equivalent linear admittance matrix is found as: 
 
   
 
 
 
 
 
 
 
            
                 
                 
                 
                 
                 
                  
 
 
 
 
 
 
 
 
(3.6)  
Equation 3.6 can be also written in a compact form: 
     
               
               
  (3.7)  
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Figure 3-1: Yg Substation Source Configuration 
For a Yg type of source shown in Figure 3-1, the voltage sources adjacency matrix and 
voltage source vectors are found by inspection: 
Vc is a 6 x3 matrix: 
     
      
     
     
     
  
 
(3.8)  
Vb is a 3 x1 vector: 
 
   
 
 
 
 
 
       
       
        
 
 
 
 (3.9)  
where: 
      : Equivalent positive sequence voltage for phase i, i = a,b,c 
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Figure 3-2: Delta Substation Source Configuration 
For Delta type of source shown in Figure 3-2, the linear admittance matrix is the same as for 
the Yg. The voltage source adjacency matrix and the voltage source vector are found by 
inspection: 
Vc is a 6 x3 matrix: 
     
      
      
      
      
  (3.10)  
Vb is a 3 x1 vector: 
 
   
 
 
 
 
 
             
             
              
 
 
 
 (3.11)  
These matrices and vectors are inserted into the main network equations using node number 
mapping. If the source impedance is null, we can replace the the impedances with closed 
switches: 
Sc would then be a 6 x3 matrix: 
 
   
 
 
 
 
 
 
 
   
     
     
     
      
      
       
 
 
 
 
 
 
 (3.12)  
Sd would then be a 6 x3 matrix: 
+
 Eabequ
+
 
Ebcequ
+
 
Ecaequ
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m
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  (3.13)  
 
3.2. Voltage Regulators 
Voltage regulators are autotransformers with a voltage regulation apparatus. Commonly, 
they can adjust taps for a range of -10% to 10% with 32 taps, for example. Hence, each step 
would represent 0.75 V on a 120V base. There are two types of regulators standardized by the 
American National Standards Institute: ANSI type A and ANSI type B. The ANSI type A 
regulator has the taps on the load side and the ANSI type B regulator has the taps on the source 
side.  
Voltage regulators are normally single-phase or three-phase devices. Three-phase devices 
are either connected in Delta or Yg and the 3 phases have the same tap numbers. The taps of 
single-phase devices can be controlled individually. Single-phase devices connected on 1 or 2-
phase sections are Yg. Single-phase devices connected on 3-phase sections can be either Yg, 
open Delta or closed Delta (lagging or leading). For short-circuit analysis, it is accepted to 
consider the voltage regulator as a zero impedance element [27].  
For the ANSI type A regulator, voltage ratios are given by: 
       
                
        
  
   
   
 (3.14)  
Where: 
    : Voltage ratios 
        : Maximum voltage buck in percent (e.g. -10%) 
         : Maximum voltage boost (e.g. +10%) 
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         : Number to taps (e.g. 32) 
     : Operation tap 
For the ANSI type B regulator, voltage ratios are given by: 
    
 
    
                
          
   
    
 
(3.15)  
 
Single-phase or three-phase closed delta devices have the same model. The only 
difference is that the voltage ratio of each phase may be different for single-phase devices. The 
detailed model for closed Delta lagging configuration is shown in Figure 3-3. For a closed Delta 
lagging voltage regulator between the nodes k and m, MANA matrices are found by inspection: 
 
Figure 3-3: Closed Delta Lagging Configuration 
The regulator impedance is neglected; hence there is no value in    
Dc is a 6 x 3 matrix 
+
1 2
XfoA
+
1 2
XfoB
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 (3.16)  
The detailed model for closed Delta leading configuration is shown at Figure 3-4. For a 
closed Delta lagging voltage regulator, MANA matrices are found by inspection: 
 
Figure 3-4: Closed Delta Leading Configuration 
The linear admittance matrix is the same as for the lagging configuration.  
Dc is again a 6 x 3 matrix given by 
 
   
 
 
 
 
 
 
 
      
        
        
        
         
         
          
 
 
 
 
 
 
 (3.17)  
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The model for single phase Yg regulator is shown at Figure 3-5. For a Yg regulator between 
nodes k and m we can find a general matrix representation for the active phase x , the active phase 
(e.g. A). 
 
Figure 3-5: Single-Phase Yg Configuration 
If n is the number of the active phase, then    is a 2n x 2n empty matrix 
     
    
    
    
  (3.18)  
Dc is a 6 x 3 matrix 
 
   
 
 
 
 
 
 
 
      
        
        
        
         
         
          
 
 
 
 
 
 
 (3.19)  
The same formulation can be addressed to the open Delta configuration.  
3.3. Transformers 
Three-phase two-winding transformer banks and single-phase two-winding transformers 
can be found in distribution system. Different configurations can be used for several different 
purposes. For example, the most common substation transformer connections in North-American 
utilities are the Yg-Delta (YNd1 or YNd11) connection for economical reasons and protection 
issues. Furthermore, connections can be selected based on the type of load served by the utility. 
x x
+
1 2
Xfo
k m
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Hence, to feed simultaneously single-phase loads and tri-phase loads, Delta-Yg (Dyn1 or Dyn11) 
is commonly used [28]. Three winding transformers are also used in substations.  
A third winding can be used to feed main local substation loads. To lower the voltage at the 
service point, single-phase distribution transformers (e.g.120/240V) are installed near the utility 
clients. These types of transformers greatly outnumber the multiphase ones. Transformers can be 
also connected as autotransformers. Connecting the high-voltage terminal to the low-voltage 
terminal can create a step-up autotransformer. 
The number of different types of transformers is too high to be provided in this document. 
Nevertheless, no known connections seem to cause a problem to be implemented in the MANA 
format. The transformer types that have been modeled for this research project are: 
1. Three-phase two-winding transformer with connections shown in Table 3-1 
2. Three-phase three-winding transformer  
3. Distribution transformer (120/240V) 
 
Table 3-1: Three-Phase Transformer Common Connections 
Connection 
Connection  
Code  
Yg-Yg YNyn0 
Y-Y Yy0 
D-D Dd0 
Y-D Yd1 
Yg-D YNd1 
D-Y Dy1 
D-Yg Dyn1 
D-Z Dzn0 
Yg-Z YNzn1 
Yo-Do YNOdo1 
Do-Do DOdo0 
Y-Yg Yyn0 
Yg-Y YNy0 
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3.3.1. Two-Winding Three-Phase Transformers 
There are three-types of three-phase two winding transformers based on their construction 
and conception: 
1- Three-phase banks of single units 
2- Three-phase shell type 
3- Three-phase core type 
Other considerations when modeling the transformer are the line tap changer regulator unit, 
the grounding impedances, the magnetizing branch, the phase shift and the center taps.  
Sequence impedances (Z1 and Z0) can be found on the nameplate of the transformer and are 
generally in per-unit (p.u.) or in percent. The X/R ratio is also available for both sequences. 
Negative sequence impedance is assumed to be equal to positive sequence. The general model for 
a transformer unit can be represented by the following circuit: 
 
Figure 3-6: General Transformer Model 
 
The Ratio parameter shown in Figure 3-6 can be defined by the nameplate high side/low side 
voltage and integrating high side/low side fix tap and LTC. For three-phase shell type 
transformers and single- phase transformers, the magnetization branch (Xm) and the core losses 
(Rc) are neglected [5]. For three-phase core transformers, a zero-sequence magnetizing branch is 
included for common configurations (YNyn, YNy and Yyn). Total transformer impedance is 
represented by the sum of primary and secondary p.u. impedances. The model is then simplified 
to its simplest scheme shown in Figure 3-7: 
High Side
Low Side
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Figure 3-7: Simplified Transformer Model 
The three-phase shell type transformer can have different sequence impedances reflecting a 
mutual effect between phases. For the three-phase single unit transformer, the positive and zero 
sequence impedances are equal. Thus, there are no mutual effects. This simplifies the linear 
admittance matrix by setting all mutual admittance to zero. Nevertheless, the MANA model for 
both transformer types can be generalized using a single model. Consider the connection 
(YNyn0) seen in figure 3-8 and based on equations 3-3 to 3-7, we find the general formulation: 
    is a 11 x 11 matrix: 
 
   
 
 
 
 
 
 
 
 
 
 
 
 
 
                    
             
             
             
                                      
                                      
                                      
                                      
                                      
                                      
              
               
 
 
 
 
 
 
 
 
 
 
 
 
 (3.20)  
where: 
       : Self admittance seen on the low side for unit i, i = 1,2,3 
   /    : Grounding admittance for high side and low side 
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Figure 3-8: YNyn0 Shell Type and Single Phase Unit Transformer 
Dc is an 8 x 3 matrix: 
 
   
 
 
 
 
 
 
 
 
 
 
      
       
       
       
     
     
     
       
        
 
 
 
 
 
 
 
 
 
 (3.21)  
where: 
   : Turn ratio for ideal transformer i, i = 1,2,3 
The equivalent phase circuit for the three-phase core-form transformer is different from the 
shell-form type. The zero sequence impedance is generally different from the positive sequence 
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impedance. Furthermore, the exciting impedance of the zero sequence impedance is in the range 
of 30-300% and should not be neglected [29]. A tertiary winding is then modeled to take into 
consideration this effect as shown in Figure 3-9. 
 
Figure 3-9: Three-Phase Core Type YNyn0 Transformer Model 
 
Due to the large size of   , it will be presented using submatrices.  
   is a 8 x8 matrix: 
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 (3.22)  
    is a 6x6 matrix: 
 
   
 
 
 
 
 
 
 
            
                       
                       
                       
                       
                       
                        
 
 
 
 
 
 
 
 
(3.23)  
   is a 6 x6 matrix: 
 
   
 
 
 
 
 
 
 
            
           
           
           
           
           
            
 
 
 
 
 
 
 
 
(3.24)  
    is a 20 x20 matrix: 
     
    
    
    
  (3.25)  
Dc is a 14 x6 matrix: 
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 (3.26)  
Every transformer connections of Table 3-1 can be formulated in the MANA format in the 
same way exposed in this section. 
3.3.2. Three-Winding Three-Phase Transformer 
Three-winding transformers are considered to be three-phase devices and shell-type 
transformers. Their MANA model is very close to two-winding core-type transformers. Any of 
the 3 windings can be configured as Y, Yg, Delta and Zig-Zag. The general MANA 
representation of an ideal three-winding transformer is shown in Figure 3-10: 
 
Figure 3-10: Ideal Three-Winding Transformer MANA Model 
 
 
The MANA model requires the primary impedance on the primary side, the secondary 
impedance on the secondary side and the tertiary impedance on the tertiary side, all in ohms.  
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3.3.3. Distribution Transformer 
The distribution transformer is used to lower the voltage from the medium voltage (2.4kV 
to 44kV) level to the secondary network voltage level, typically (120V to 600V). The low voltage 
side is composed of three-wire connections including the mid-tap connected to ground. 
Referenced by Lloyd transformation, the equivalent model for distribution transformer is detailed 
is shown in Figure 3-11 and detailed in [30]: 
 
Figure 3-11: Distribution Transformer Model Based on Lloyd Transformation 
The MANA model can then be represented with matrices similar to the three-phase 
transformer connections. 
3.4. Machines 
Machines can be divided into two groups: synchronous machines and induction machines. 
Computing their subtransient impedances can be performed through several complex equations 
based on Park’s transformation for synchronous machines and on equivalent circuits for induction 
motors. It is not the purpose of this research to compute such impedances. This document 
presents the MANA models to handle three-phase synchronous machines and induction machines 
taking into consideration their connection and internal impedances.  
Machines are handled in the same manner as substations described in section 3.1. Thus, 
their MANA models are equivalent voltages sources behind subtransient impedances. The 
connection, the mutual coupling, the grounding impedances and the pre-fault currents constitute 
the main differences with the substation case. 
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3.4.1. Synchronous Machines 
Synchronous machines can be divided into two groups: synchronous generators and 
synchronous motors. Their MANA models are the same. Three connections can be found using 
those types of machines: Yg, Y and Delta. Their nameplate impedances are generally in sequence 
or in direct/quadrature axis data derived from equivalent circuits. Furthermore, Z1 is generally not 
equal to Z2. Considering the sequence impedance, the following equations are used to convert 
into phase domain: 
      
 
 
 
   
    
    
  
    
    
    
  
   
    
    
  (3.27)  
where: 
a = 1∠120° 
The phase matrix is a cyclic matrix of the form: 
       
      
      
      
  (3.28)  
This matrix is one of the only few that cause an unsymmetrical impedance matrix. This fact 
has an impact on the selection of the mathematical linear algebra solver.  
 
Figure 3-12: Yg Synchronous Machine Model 
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Based on equations (3.5) and (3.6), following this notation, the general model for Yg machine 
shown in Figure 3-12 is: 
g : index of node g (internal) 
ki : index of node k, i = a, b, c for phase ABC (internal) 
mi : index of node m, i = a, b ,c for phase ABC 
qi : general index, i = 1,2,3…represents the number of single elements 
 
   is a 7 x7 matrix: 
     
   
         
  (3.29)  
where: 
 
     
   (3.30)  
In a detailed format: 
 
   
 
 
 
 
 
 
 
 
 
 
             
         
                  
                  
                  
                  
                  
                   
 
 
 
 
 
 
 
 
 
 (3.31)  
Vc is a 7 x3 matrix: 
 
   
 
 
 
 
 
 
 
 
 
      
       
     
     
     
     
     
      
 
 
 
 
 
 
 
 
 (3.32)  
Vb is a 3 x1 vector: 
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 (3.33)  
Similar MANA models are derived for Y and Delta connections shown in Figure 3-13 and 
Figure 3-14 
 
Figure 3-13: Y Synchronous Machine Model 
 
 
Figure 3-14: Delta Synchronous Machine Model 
The main difference between the motor and the generator will be in the calculation of the 
equivalent internal voltages. Those voltages are based on the pre-fault conditions and can be 
calculated using a Load Flow analysis. Since generators are power delivering elements and the 
motor power consuming elements, the currents will not have the same angle, thus will not result 
in the same equivalent voltages. The general equation is: 
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                 (3.34)  
where: 
ELF: Load Flow phase voltages at machine location 
ILF: Load Flow phase currents at machine location 
3.4.1. Induction Machines 
The three-phase induction machine model is based on its equivalent single phase circuit 
shown in Figure 3-15 which takes into consideration winding power losses (Rs, Rr), leakage 
reactance (Xs, Xr), hysteresis and eddy current losses (Rm) within the core, reactive power losses 
(Xm) and operating slip (s). It has been modeled as a Y or Delta synchronous machine with the 
following modifications: the internal impedance has no coupling effect, thus only self impedance 
that is equal to the subtransient impedance derived from its equivalent circuit 
 
Figure 3-15: Induction Machine Equivalent Circuit 
3.5. Switching and Protective Devices 
Protecting civilians and workers is one of the most important objectives when designing 
electrical systems. Switching and protective devices are largely used in the distribution system. 
Such devices are generally considered as zero impedance elements since there are present to 
protect the system and not to interfere with the power flow. Removing those devices prior to 
32 
 
running a short-circuit analysis can be cumbersome. For arc-flash and protection and coordination 
analysis, evaluating the currents at those protective devices is necessary to properly select ratings. 
Common devices used in distribution systems are: 
 Main protection: reclosers, relays, breaker, fuses 
 Main switching devices: switches, sectionalizer, switchgear 
 Other: instrument transformers such as current transformers (CTs), potential 
transformers (PTs) and network protector 
 
For a switching device or protective device connected between two arbitrary nodes k and m, 
when if the switch is closed, it is needed to use a 1 in row k and a –1 in row m of the switch 
equation line in Sc. For the switch numbered qi in the list of switches for n phase devices: 
   
             (3.35)  
   
          (3.36)  
   
             (3.37)  
If the switch is open: 
   
             (3.38)  
   
         (3.39)  
   
             (3.40)  
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For example, considering a 3 phase switch between the nodes k and m presented in Figure 
3-16, when phases A and B are closed and C is open: 
 
Figure 3-16: Switching and Protective Devices Model\ 
 
Sc is a 6 x3 matrix: 
 
   
 
 
 
 
 
 
 
      
     
     
     
      
      
      
 
 
 
 
 
 
 (3.41)  
Sd is a 3 x3 matrix: 
     
      
     
     
     
  (3.42)  
3.6. Lines and Cables 
An overhead line impedance matrix can be computed using Carson’s equations [31]. Earth 
can be modeled as an infinite, uniform solid with a flat uniform upper surface and a constant 
resistivity. Any end effects introduced at the neutral grounding points are not large at power 
frequencies, and are therefore neglected [4][5][32]. This method is valid for low frequency 
systems and is mostly used in distribution systems. Conductor’s geometrical mean radius (GMR) 
and diameter are used as parameters.  
Earth can be also modeled as a complex ground return plane. The model was initially 
proposed to approximate Carson’s infinite series equation for the whole range of frequencies and 
+
 
 
k m
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for the multi-layer ground returns [33]. Conductor’s internal diameter and external diameter are 
used instead of the GMR.  
A cable impedance matrix can be computed in a similar fashion. The calculation may differ 
depending on the type of cable. Typical cables types are multi-wire concentric neutral, shielded 
and unshielded cables. Most calculation can be found in the same literature as for overhead lines.  
The shunt admittance calculation for overhead lines is different for cables since they are 
unshielded conductors. The shunt admittance matrix for overhead line is calculated using the 
method of images describe in most references [5][32]. When calculating the shunt admittance 
matrix of the cables, the dielectric constant, the internal insulation radius and the internal sheath 
radius must be considered. 
Traditional three phase conductors and one neutral are found in most distribution systems, 
resulting into a 4 x 4 matrix. Assuming a multi-wire neutral, the Kron reduction method reduces 
the matrix into a 3 x 3 matrix. The detailed model can be shown in Figure 3-17. 
Figure 
3-17: Detailed Line Model 
Given the impedance matrix of the line or cable, we can compute the admittance matrix: 
         
         
         
         
 
  
  
            
            
            
  (3.43)  
Given the shunt admittance matrix representing the line charging, the MANA format can be 
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determined.  
         
               
               
               
  (3.44)  
Following this notation, we find: 
ki : node k on phase i = a,b,c  
mi : node m on phase i = a,b,c 
   is a 2n x 2n matrix for n phase line: 
     
      
      
  (3.45)  
where: 
             
      
 
 (3.46)  
         (3.47)  
             (3.48)  
         (3.49)  
For example, considering a 3 phase line between the nodes k and m, the contribution into 
the     matrix is a 6 x 6 matrix formed of four 3 x 3 matrices which the 2 distinct matrices are.  
 
    
 
 
 
 
 
 
 
      
       
     
 
     
     
 
     
     
 
       
     
 
     
     
 
     
     
 
       
     
 
     
     
 
     
     
  
 
 
 
 
 
 
 (3.50)  
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and 
      
      
                
                 
                 
  (3.51)  
3.7. Electronically Coupled Generators 
The electronically coupled generators (ECG) can be modeled like the synchronous 
generators but with Z2 considered as infinite. This model is really an approximation for the 
representation of different models. It is not the purpose of this document to elaborate models for 
the ECG. The reader interested in ECG models based on different configurations and control 
schemes can refer to [34]-[36]. Nevertheless, the modeling of ECG will require additional efforts 
to represent the particularity of power electronics. The development of models for the ECG is 
subject to further research.  
3.8. Other Devices 
Other devices that compose the distribution system can me modeled in a similar fashion: 
 Shunt and series capacitors and reactors 
 Spot and distributed loads 
 Harmonic filters 
 Grounding transformers 
 Two-Winding and three-winding autotransformers 
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CHAPTER 4. SPARSE MATRIX SOLVER 
4.1. Overview 
Solving equation (2.2) to compute the short-circuit currents can become very time 
consuming if inappropriate tools are used in the numerical solution process. The first observation 
is that the matrix form for the MANA method is a structurally unsymmetrical sparse matrix with 
complex values. A sparse matrix contains primarily a very large number of zeros in its elements. 
Methods to solve sparse linear equations can be classified under two categories:  
1. Direct methods 
2. Indirect or iterative methods 
Furthermore, when selecting a solver, other considerations should be based on the following 
criteria: 
 Ability to solve unsymmetrical sparse matrix with complex values  
 Performance of main features (e.g. factorization) 
 Memory management (e.g. in core or out core) 
 Interfacing simplicity 
 Supported by development group 
In March 2009, a list of available software for solving sparse linear systems via direct 
methods was published in [37]. The name of the packages, the type of factorization (e.g. LU, 
Cholesky), type of supported matrices (e.g. unsymmetrical, Hermitian) and other important 
information is detailed for more than 40 packages. To assist in finding the proper solver, the 
Council for the Central Laboratory of the Research Councils (CCLRC) from the United Kingdom 
has performed a numerical evaluation of sparse direct solvers [38].  
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After consulting both reports, two solvers have been selected based on the above criteria 
list: 
1. Intel MKL PARDISO 
2. KLU 
Consider the linear set of equations on a matrix format equation (4.1). This linear system 
can represent equation (2.2). 
      (4.1)  
To focus on the type of matrix found in power systems, let’s recall the matrix attributes for the 
linear system below: 
Table 4-1: General Attributes of Matrix A 
Attributes of A Justification 
Sparse Matrix contains primarily zero values 
Square n x n matrix 
Complex Matrix elements are complex numbers 
Structurally symmetric* If ai,j ≠ 0, then aj,i ≠ 0 for all i and j 
*Note that if ( i,j =  ji). for all i and j, the matrix is only structurally symmetric. A 
symmetric matrix for complex values must be Hermitian ( i,j =  ji).  
Before starting with the description of the two solvers, a brief review of sparse linear 
equation direct method solving techniques is presented here based on [39]. 
4.2. Sparse Linear Equation-Direct Methods 
There are two main steps in solving the system: 
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1. Factorization 
2. Forward and backward substitution 
However, for performance and accuracy issues, a pre and post-treatment are sometimes necessary 
depending on the nature of the matrix: 
1. Pre-Treatment: Permutation, reordering and scaling 
2. Post-Treatment: Iterative refinement 
An overview of each step is presented below.  
4.2.1. Pre-Treatment: Permutation, Reordering and Scaling 
Consider a sparse matrix A with a density plot shown in Figure 4-1. A total of 84 non-
zeros elements are present. 
 
Figure 4-1: Density Plot of Matrix A 
Performing a LU factorization on this matrix will result into a total of 198 non-zero 
elements as shown in Figure 4-2. Since there is a direct link between the number of non-zero 
elements and the computational time, there is an interest in finding a fill-reducing ordering 
scheme. 
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Figure 4-2: Density Plot of Matrix A=LU 
Linear software solvers contain multiple permutation algorithms to reduce the filling in a 
factorized matrix. For example, Matlab [40] offers multiple functions: 
 colamd  : Non Symmetric approximate minimum degree 
 symamd  : Symmetric approximate minimum degree 
 symrcm  : Reverse Cuthill-Mckee  
Table 4-2 presents the effects of using those permutation techniques on the above matrix. 
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Table 4-2: Permutation Techniques 
Technique Density Plot Density plot of LU Solve 
No 
Permutation 
 
 
t=0.43s 
COLAMD 
  
t=0.39s 
SYMRCM 
  
t=0.32s 
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SYMAMD 
  
t=0.34s 
The table demonstrates the effect of permutations and the impact on the forward/backward 
substation step (Solve column) computing time.  
Mathematicians have recently pursued the challenge to find the most optimal permutation 
techniques based on electrical circuit matrices that have unique characteristics [41]. The results of 
this research lead to the block triangular form (BTF) permutation algorithm used in the KLU 
solver.  
The scaling process consists of multiplying the original matrix by two diagonal matrices. 
The norm of the matrix is then not modified. The scaling can be done to rows or columns. The 
objective of the scaling algorithm is to improve (i.e., reduce) the condition number of the matrix 
[42]. The final system of equations is represented as: 
               (4.2)  
where: 
P : Row permutation matrix 
R : Scaling matrix 
Q : Column permutation matrix 
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4.2.2. Factorization 
The factorization step is the decomposition of the matrix into a canonical form (standard 
form) in the objective of reducing the number of operations for the next steps of the solving 
process. Table 4-2 presents a summary of standard factorizations methods for square complex 
matrices.  
Table 4-3: Factorization Methods for Square Complex Matrices 
Matrix Structure Factorization 
Matrix 
Representation 
Hermitian (Symmetric), Positive Definite Cholesky 
       
       
Hermitian (Symmetric), Indefinite LDL’      
  
Structurally Symmetric or Unsymmetric  LU      
The factorization is done in two steps: symbolic factorization and numerical factorization. 
The first step determines the non-zero structure and prepares the data for the numerical 
factorization. The second step computes the factorization sub-matrices (e.g. L and U). 
During the process of performing numerical factorization, some solvers can perform 
pivoting perturbation strategies when they cannot factorize super-nodes [39]. It then replaces near 
zero value pivots to a value proportional to the machine precision, typically called epsilon (ε). 
This technique can then solve under rank systems of equations encountered in ungrounded 
systems (e.g. Delta systems). Without this process, the solver cannot solve the linear system or 
provides an inaccurate solution caused by an ill-conditioned matrix.  
4.2.3. Forward and Backward Substitution 
Solving equation (4.1) using LU factorization decomposes the matrix into two matrices: 
       (4.3)  
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where: 
 
   
      
       
   
          
  
(4.4)  
 
   
          
       
   
      
  
(4.5)  
Solving the system is done in two steps: 
      (4.6)  
      (4.7)  
The forward substitution is the process of solving the first step, equation (4.6). The 
backward substitution is the process of solving the second step, equation (4.7). Some solvers [37] 
provide parallel forward/backward substitution solving, which in some case might be faster than 
sequential solving. 
4.2.4. Post-Treatment: Iterative Refinement 
The iterative refinement is done in the forward/backward substitution step. Solvers using 
pivoting perturbation strategies find approximate solutions and measure the error produced by 
such replacement. An iterative process is used to correct the solution and find an accurate 
solution.  
4.3. MKL PARDISO 
The Intel MKL Parallel direct solver (PARDISO) is based on the PARDISO solver [42]. It 
provides functions to solve real or complex, symmetric, structurally symmetric or non-symmetric, 
positive definite, indefinite or Hermitian sparse linear system of equations. It utilizes Intel MKL 
BLAS and LAPACK library and uses shared-memory parallelism to improve numerical 
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factorization performance. It has some reordering, permutation and scaling capabilities to reduce 
non-zero elements in matrix A. It uses symbolic and numerical factorization based on the type of 
matrix (e.g. LU method for unsymmetrical matrices). It has the capability to solve multi-right 
hand side systems. One of the main distinctions between other solvers is the boosting of ill-
conditioned matrices and a small pivot perturbation technique built in the solver. An iterative 
refinement is used to reduce the error factor in the presence of ill-conditioned and under rank 
matrices.  
The solver was selected for its flexibility and its capability to solve under ranked matrix 
systems (e.g. delta systems). This is being done with the pivot perturbation technique that is being 
done during the solving process. Hence, no pre-treatment is necessary to handle under ranked 
systems. Such pre-treatment consists of manually integrating a small perturbation (e.g. ε = j1e-
10) on the diagonal elements of the A matrix. This modification is equivalent of placing small 
reactive elements on the system, hence representing line charging effect due to capacitive effect 
between the system components and the earth. This is true for the Yn part of the matrix. For the 
other sub-matrices of matrix A, it has no physical explanation should only be seen as a 
mathematical strategy. 
4.4. KLU 
KLU is another sparse linear system solver [41]. Its particularity is the upper block triangular 
form permutation taking advantage of the structure of power systems. It has been initially 
designed for the Simulation Program with Integrated Circuit Emphasis (SPICE) [43] engine used 
for electronic circuit simulations. This solver is also integrated into the OPEN-DSS [44] 
simulation software developed by the Electric Power Research Institute (EPRI).  
The solver was selected for its main features and for its permutation method adapted to power 
system. When using this solver, manual pivot perturbation is required in order to correct and 
solve rank deficient systems.  
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CHAPTER 5. MANA SHORT-CIRCUIT ALGORITHM 
5.1. MANA Fault Models 
5.1.1. Shunt Fault 
When using the MANA method, faults are represented by ideal switches. This section gives 
the matrices needed to compute the usual 5 fault types: single line-to-ground (LG), three-phase 
(LLL), line-to-line (LL), double line-to-ground (LLG) and three-phase to ground (LLLG) faults. 
Only sub matrices Sc and Sd need to be modified to insert fault equations. The same could have 
been done by modifying the Yn matrix, but that is time consuming and requires lengthy 
manipulations. The idea is to apply a fault to the existing network without manipulating or 
renumbering the existing A matrix. Fault impedances Zf and Zg will be represented following the 
standards shown in Figure 5-1  
 
Figure 5-1: Shunt Fault Representation with Impedance 
In the following models, faulted buses will be named x, y, z. They can be afterwards 
associated with phases a, b, c in the desired order. This is done to show that the fault can be easily 
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applied on any phase(s), which greatly extends the capabilities of packages based on symmetrical 
components. The least amount possible number of switches is used to build the smallest matrices 
possible. Finally, the equations below also work if one or both impedances are zero. 
The MANA LG fault model can be represented in Figure 5-2: 
 
Figure 5-2: MANA LG Fault Model 
 
A LG fault on bus x requires the following equation to be true: 
              
 
(5.1)  
Following this notation, we find: 
ki : faulted node on phase i = x and y 
qi : general index, i = 1,2,3…represents the number of single elements 
 
     
  
   
  (5.2)  
 
     
  
     
  (5.3)  
Fault current Ix will be equal to ISW1. 
Vx Zg Isw1 ---->
+
 SW1
+
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The MANA LL fault model can be represented using Figure 5-3: 
 
Figure 5-3 MANA LL Fault Model 
 
A LL fault between buses x and y requires the following equation to be true: 
 
                 
 
(5.4)  
Following this notation, we find: 
ki : faulted node on phase i = x and y 
qi : general index, i = 1,2,3…represents the number of single elements 
 
    
  
   
    
  
(5.5)  
 
     
  
     
  (5.6)  
 
Fault currents Ix = ISW1 and Iy = -ISW1. 
Isw1 ---->Vx
Vy
Zf
+
 
+
 SW1
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The MANA LLL fault model is shown in Figure 5-4. 
 
Figure 5-4 MANA LLL Fault Model 
 
A LLL fault between nodes x, y and z requires the following equations to be true: 
                              (5.7)  
                              (5.8)  
Following this notation, we find: 
ki : faulted node on phase i = x, y 
qi : general index, i = 1,2,3…represents the number of single elements 
 
 
   
 
 
 
 
    
    
     
      
 
 
 
 
(5.9)  
 
 
    
    
        
        
  
(5.10)  
 
Fault currents Ix = ISW1, Iy = (-ISW1 + ISW2) and Iz = -ISW2. 
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The MANA LLG fault model can be represented using Figure 5-5: 
 
Figure 5-5 MANA LLG Fault Model 
 
A LLG fault between buses x and y requires the following equations to be true: 
                           (5.11)  
                           (5.12)  
Following this notation, we find: 
ki : faulted node on phase i = x, y 
qi : general index, i = 1,2,3…represents the number of single elements 
 
 
    
    
    
    
  
(5.13)  
 
 
    
    
           
           
  
(5.14)  
 
Fault currents Ix = ISW1 and Iy = ISW2. 
Vx
Zf
Zf
Isw1 ---->
Isw2 ---->Vy
Zg
+
 
+
 
+
 SW1
+
 SW2
+
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The MANA LLLG fault model can be represented using Figure 5-6: 
  
Figure 5-6 MANA LLLG Fault Model 
 
A LLLG fault on bus x, y and z requires the following equations to be true: 
 
                                   (5.15)  
                                   (5.16)  
                                   (5.17)  
Following this notation, we find: 
ki : faulted node on phase i = x, y, z 
qi : general index, i = 1,2,3…represents the number of single elements 
 
   
 
 
 
 
      
     
     
      
 
 
 
 
(5.18)  
 
 
   
 
 
 
 
      
               
              
               
 
 
 
 
(5.19)  
Fault currents Ix = ISW1, Iy = ISW2 and Iz = ISW3. 
Vx Zf
Zf
Isw1 ---->
Isw2 ---->Vy
Vz Zf
Zg
Isw3 ---->
+
 
+
 
+
 SW1
+
 SW2
+
 
+
 
+
 SW3
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5.1.2. Series Fault 
The series fault arises in the distribution system when a deficient contact or connection 
occurs. It can also be related to the opening action of a breaker based on inappropriate protection 
relay behavior. They can lead to the formation of electric arcs at the fault location [45].  
There are three types of series faults: 1-phase open, 2 phases open and asymmetrical 
impedances series fault, also known as unequal series impedance fault. Series faults are 
traditionally handled in a cumbersome matter with complex Thevenin equivalents [4]. The 
MANA method has a relatively simple way of handling such faults by applying a small 
modification to original matrix formulation. In this document the models are represented for a 
three-phase line neglecting shunt capacitive component since the overhead lines are considered 
relatively short for distribution systems.  
When studying a series fault, three sets of data are relevant: 
 Series fault impedance: Za, Zb and Zc 
 Type of fault: 1-phase open (a, b or c), 2 phases open (a-b, b-c, c-a) or asymmetrical 
impedances series fault 
 Location of the fault l on the line  
The one-phase open fault on phase x of line o connected between nodes m and n shown in Figure 
5-7 can be represented schematically as: 
 
 
Figure 5-7: One-Phase Open Fault on Phase x 
 
y
x x
y
z z
+
 
 
o1
+
 
 
o2
+
 
 
SWx
+
 Zy
+
 Zz
m nm' n'
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The original impedance matrix of line o is: 
 
    
         
         
         
  
(5.20)  
If l = 0, then closed switches are added between m and m’, whereas if l = 1, closed 
switches are added between n and n’. The impedance matrices of the two equivalent lines 
become: 
          (5.21)  
              (5.22)  
 
The switch on phase x between m’ and n’ is open, whereas    and    are the fault 
impedances. If    and/or    are 0, they are replaced by closed switches. 
 
The two-phase open fault on phases x and y of line o connected between nodes m and n 
can be represented schematically as in Figure 5-8: 
 
Figure 5-8: Two-Phase Open Fault on Phase x and y 
The switches on phases x and y between m’ and n’ are open, whereas    is the fault 
impedance. If    is 0, it is replaced by a closed switch. 
The asymmetrical fault impedance on line o connected between nodes m and n shown in 
Figure 5-9 can be represented schematically as: 
 
y
x x
y
z z
+
 
 
o1
+
 
 
o2
+
 
 
SWx
+
 Zz
+
 
 
SWy
m nm' n'
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Figure 5-9: Asymmetrical Series Fault on Phase x, y and z 
 
  ,    and    are the fault impedances. If       and/or    are 0, they are replaced by closed 
switches. 
Assuming that the A matrix of the original network has already been built, it is possible to 
modify a few of its sub matrices, specifically parts of Yn and Sc/Sd, in order to simulate a series 
fault. 
5.1.3. Simultaneous Faults 
The simultaneous fault is the event of multiple faults occurring simultaneously. Such events 
can occur naturally by accidental operator manipulations. Usually, only two simultaneous faults 
are studied for practical reasons; the joint probability of multiple faults occurring at the same time 
is inversely proportional to the number of faults [4].  
The MANA method does not have any limitations for any combination of shunt and series 
faults. Hence, the traditional cases of interest can be handled for faults occurring at arbitrary 
locations A and B: 
 Shunt fault at A and shunt fault at B 
 Shunt fault at A and series fault at B 
 Series fault at A and series fault at B 
 Series fault at A and shunt fault at B 
While only two simultaneous faults are generally studied, the MANA method can model a 
large number of faults by inserting impedance fault models into the MANA matrices. 
x x
y y
z z
+
 
 
o1
+
 
 
o2
+
 Zz
+
 
Zy
+
 Zxm nn'm'
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5.2. Short-Circuit Algorithm 
When performing a short-circuit analysis for planning purposes, many assumptions are 
made. Those assumptions are generally used to facilitate the data collections and are based on 
nominal or typical system values (e.g. LTC are at nominal taps). Typical assumptions are [5]: 
1- Only subtransient fault current is considered; 
2- All non-rotating impedance loads are neglected. Hence, power loads, shunt capacitors 
and line charging effects are neglected; 
3- Machines and DGs pre-fault currents are neglected and represented as constant source 
voltages behind sub transient impedances; 
4- Nominal voltages are set at each bus (e.g. 1 p.u.); 
5- Transformers and regulators are set at nominal tap; 
When performing a short-circuit analysis in a quasi-real time simulation or for operations, 
for example in a Distribution Management System (DMS), pre-fault currents provided from 
passive and active elements should not be neglected [23]. Hence, prior to running the short-circuit 
analysis, a load flow analysis is performed to compute network voltages and pre-fault currents. 
Internal voltages for substations and machines are calculated to take into consideration pre-fault 
contributions. Power loads, shunt capacitors and line charging effects as taken into account in the 
prior load flow and in the MANA models. For this type of analysis, the convergence and 
execution time are important aspects. 
5.2.1. Fault Flow Algorithm 
The Fault Flow analysis is the process of analyzing one or multiple faults on selected 
buses and observe fault contributions on network sections. For this type of analysis, critical buses 
are selected and contributions, such as protective devices, generators and sources are observed as 
points of interest. The algorithm presented below is suitable for shunt, series and simultaneous 
fault analysis. This type of analysis is generally used when specific nodes/buses needs to be 
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analyzed and not necessarily the entire network. For example, the following software analyses 
module uses a fault flow algorithm: Arc Flash, Minimum Fault, Protection & Coordination and 
Transient Stability analysis [46]. The general algorithm is presented in the Figure 5-10. 
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Figure 5-10: Fault Flow Algorithm  
  
Fault Flow Algorithm 
Build Matrix A and vector b in compact storage vectors 
system by inserting each MANA device sub matrix into 
the general MANA matrices:  
Yn, Dc, Sc, Sd , In, Vb, Db, Sb, b 
Solver: Reordering, Permutation, Scaling,  
Symbolic and Numerical Factorization 
Solver: Forward/backward substitution to find  
Vn, Iv Id, Is, 
Post processing to compute all contributed currents on 
each device in the network 
END 
Insert in A single/multiple series or shunt fault models 
 Using matrices Yn, Sc, Sd 
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This algorithm requires only 1 factorization step and 1 forward/backward substitution step. 
It is not iterative and the solution is found directly. Most of the devices do not require post-
processing calculations to compute current contributions. The solution of the linear system gives 
directly the substations, machines, transformers, switching and protective devices current 
contribution. Other devices such as overhead line shunt capacitors and all devices that are 
modeled only by an admittance matrix demand a post-processing step.  
For example, consider overhead lines represented by typical pi circuits shown in Figure 5-
11. Currents can be computed through the resistance and reactance segment of the line (k to m), 
through the sending end capacitance (k to ground) and through the receiving end capacitance (m 
to ground). 
 
Figure 5-11: Overhead Line Pi Circuit 
The currents through the RL segment of the line are given by the following equation:  
                    (5.23)  
       is defined at equation (3.43). IRL is a n x 1 vector and Vk and Vm are n x 1 vectors of 
the sending and receiving end voltages taken from the results vector x. The currents through the 
sending end capacitance, where IC1 is a n x 1 vector, are: 
     
      
 
    
(5.24)  
The currents through the receiving end capacitance, where IC2 is a n x 1 vector, are: 
     
      
 
    
(5.25)  
The input currents IIN, a n x 1 vector, are: 
+
 
+
 
+
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             (5.26)  
Finally, the output currents IOUT, also a n x 1 vector, are: 
              (5.27)  
5.2.2. Short-Circuit Summary Algorithm 
The short-circuit summary is the process of computing the 5 types of shunt fault values on 
all system buses. This analysis is the most often used algorithm by distribution planners and 
network operators. There are several methods to compute such values but some are more time 
consuming. For n types of faults and m buses on the network, the first method (M1) shown in 
Figure 5-12 would be to repeat for n x m times the Fault Flow algorithm. The number of different 
operations is presented in Table 5-1. 
Table 5-1: Number of Operations for Short-Circuit Method M1 
Critical Steps of Algorithm Number of operation 
Build MANA matrices A and b 1 
Modify A to insert shunt fault type (e.g. LLL) n x m 
Reordering, Permutation, Scaling and Factorization n x m 
Forward/backward substitution n x m 
Post processing to compute all contribution currents  n x m 
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Figure 5-12: Short-Circuit Algorithm Method 1 
Short-Circuit Summary Algorithm – M1 
Build Matrix A and vector b in a compact storage 
vectors system by inserting each MANA device 
matrices into general MANA matrices:  
Yn, Dc, Sc, Sd , In, Vb, Db, Sb 
Solver: Reordering, Permutation, Scaling, 
 Symbolic and Numerical Factorization,  
Solver: Forward/backward substitution to find  
Vn, Iv Id, Is, 
Post processing to compute all contribution currents on 
each device in the network 
All shunt fault types 
executed?  
All buses executed?  
TRUE 
END 
TRUE 
j = j+1 i = i+1 
j = 0 
FALSE 
FALSE 
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The method 1 (M1) computes the short-circuit value at a specific bus/node for a specified 
shunt fault (e.g. LLL). Hence, in order to compute all short-circuit values at each node for all five 
types, an iterative process of rebuilding the matrices for each fault type and for each fault location 
is necessary. Although this process is a rigid approach, it is very time consuming since 
factorization must be repeated at each step. 
An alternative method (M2), shown in Figure 5-13 is to calculate the inverse of network 
matrix A to compute the Thevenin impedance for each bus. This technique is traditionally used 
when solving with sequence nodal admittance matrices [5]. The inverse calculation using the 
transpose of the cofactors matrix (adjugate matrix) is not used as it would not be an efficient 
calculation method for large networks [47]. Instead, for a      matrix, a method for solving m 
times the linear system applying a value 1 in a multiple vector b is the equivalent for finding the 
inverse. It is the equivalent of injecting 1A at each bus (In) and solving the modified-augmented-
nodal system. The solution vector x which originally contained partially voltage bus solutions 
(Vn) will now contain Thevenin impedance (ZTh). Using this technique, the number of different 
operations is presented in Table 5-2. 
Table 5-2: Number of Operations for Short-Circuit Method M2 
Critical Steps of Algorithm Number of operation 
Build MANA matrices A and b 1 
Modify A to insert shunt fault type (e.g. LLL) 0 
Reordering, Permutation, Scaling and Factorization 1 
Forward/backward substitution m 
Post processing to compute current at buses  n x m 
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Short-Circuit Summary Algorithm – M2 
Build Matrix A and vector b in a compact storage 
vectors system by inserting each MANA device 
matrices into general MANA matrices:  
Yn, Dc, Sc, Sd , In, Vb, Db, Sb 
Solver: Reordering, Permutation, Scaling,  
Symbolic & Numerical Factorization 
Solver: Forward/backward substitution to find ZTh: 
Solve Axi=bi where xi = ZThi  
 
i = i+1  
FALSE 
Post-Process to calculate short-circuit current 
based on boundary conditions  
for all shunt fault type and buses of interest 
All bus faults executed?  
If (i= =m) 
END 
Figure 5-13: Short-Circuit Algorithm Method 2 
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The M2 algorithm is more efficient than M1 to compute short-circuit values for all 
nodes/buses in a network since it reduces the number of factorization steps. While computing the 
short-circuit values for all nodes/buses in the network is often the objective of the short-circuit 
summary analysis, the algorithm M2 can offer the possibility to only compute the short-circuit 
value at a specific node/bus. In this case, only the matrix index of interest should solve the current 
injection. For example, if there is no need to compute short-circuit values on all nodes/buses 
representing the MANA model of a transformer (e.g. grounding bus), then no injection should be 
done on this particular bus.  
When using the M2 algorithm, the fault type is not modeled in the A matrix. The objective 
is to compute the ZTh (ZBUS) matrix and to calculate in a post process the short-circuit value at 
each node/bus.  
An m x m linear system with s right-hand sides (RHSs) can be written as: 
      
With     m x m,     m x s ,     m x s 
(5.28)  
It can also be represented by the following multiple right-hand side expression: 
      (5.29)  
where: 
 
  
 
 
 
 
        
  
    
  
    
  
      
 
 
 
 
(5.30)  
 
  
 
 
 
 
 
                 
   
                
   
                  
 
 
 
 
 
(5.31)  
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(5.32)  
Only buses of interest are used to populate the matrix B. Hence, the size of B is equal to the 
single phase node of interest. If all the nodes are of interest, for a m node network, B is the a m x 
m matrix. Matrix X has the same size as B. One of the differences between the multiphase M2 
algorithm and the traditional sequence calculation of the ZTh matrix is that only part of X 
represents true multiphase Thevenin impedances. Only injection of rows containing the 
admittance model will result into Thevenin impedances. Also, Multiphase Thevenin impedance 
useful for the different short-circuit type can be of different sizes:  
 3 x 3 matrix for LLL and LLLG 
 2 x 2 matrix for LL and LLG 
 1 x 1 vector for LG 
While the Fault Flow algorithm results were node voltages and voltage source and zero 
impedance element currents, the results obtained by solving the multi linear systems from the M2 
algorithm are Thevenin impedances. Hence, to compute the short-circuit values, the post-
processing will be different than for the one described for the Fault Flow algorithm. Using the 
same convention as in Figure 5-1 and where the neutral point is N, we evaluate the boundary 
equations and find a linear set of equations to solve the short-circuit current values. 
For an LLL fault the boundary conditions are 
            (5.33)  
 
                                         (5.34)  
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                                         (5.35)  
                                         (5.36)  
Reordering the equations, we compute the LLL short-circuit current: 
            (5.37)  
where: 
 
      
                           
                           
   
  
(5.38)  
 
   
     
     
 
  
(5.39)  
For the LG fault case the boundary conditions are 
         (5.40)  
                   (5.41)  
Reordering the equations, we compute LG short-circuit current: 
 
   
  
      
 
(5.42)  
For LL fault the boundary conditions are: 
        (5.43)  
 
                 
  
 
       
(5.44)  
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(5.45)  
Reordering the equations, we compute LL short-circuits current: 
 
   
     
                  
 
(5.46)  
        (5.47)  
For LLG fault the boundary conditions are: 
                           (5.48)  
                           (5.49)  
               (5.50)  
Reordering the equations 5.47, 5.48 and 5.49, we compute LLG short-circuit currents: 
            (5.51)  
where: 
       
               
               
  (5.52)  
    
  
  
  (5.53)  
For the LLLG fault case the boundary conditions are: 
                                         (5.54)  
                                         (5.55)  
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                                         (5.56)  
               (5.57)  
Reordering the equations 5.53, 5.54, 5.55 and 5.56, we compute LLLG short-circuit currents: 
             (5.58)  
where: 
 
      
                     
                     
                     
  
(5.59)  
 
   
  
  
  
  
(5.60)  
These boundary equations are necessary to compute the short-circuit summary. These linear 
equations can be solved directly since the sizes of the matrices are relatively small and they are 
well conditioned.   
68 
 
CHAPTER 6. VALIDATION TESTS CASES 
To validate multiple networks, the Fault Flow algorithm presented in Figure 5-11 and the 
Short-Circuit Summary Method 2 algorithm presented in Figure 5-14 has been implemented into 
the power engineering software CYME v5.04 [47]. The short-circuit results found by both 
algorithms are practically equal (differences of less than 1e-8). Hence, only one value is 
presented in the results. Contribution current is calculated using the Fault Flow Algorithm. 
6.1. 5 Bus System 
The following benchmark [5] example is used to validate the following elements for a 
balanced network: 
 Substation, generators, lines and transformer models 
 Fault Flow and Short-Circuit Summary algorithm M2 
This example is numbered 9.8 in [5]. A bolted LG fault is applied on buses 1 to 5 (one at a 
time). In the reference, Tables 9.4 and 9.5 give us the overall fault current, the current 
contributions and the voltages on all the buses. These results are given for every faulted bus. 
Figure 6.1 shows the network assembled in the software CYME. 
 
Figure 6-1: One Line Diagram for 5 Bus System 
The system data is presented in the following tables:  
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Table 6-1: Substation and generator data for 5 Bus System 
Bus X0 
[p.u.] 
X1 = Xd-sub 
[p.u.] 
X2 
[p.u.] 
Xg 
[p.u.] 
1 0.0125 0.045 0.045 0 
3 0.05 0.0225 0.0225 0.0025 
 
Table 6-2: Line Data for 5 Bus System 
Bus-Bus X0 
[p.u.] 
X1  
[p.u.] 
X2 
[p.u.] 
2-4 0.0125 0.045 0.045 
2-5 0.05 0.0225 0.0225 
4-5 0.075 0.025 0.025 
 
Table 6-3: Transformer data for 5 Bus System 
Low Voltage 
Bus 
High Voltage 
Bus  
Leakage 
Reactance  
[p.u.] 
Neutral 
Reactance  
 [p.u.] 
1 (Delta) 5 (Yg) 0.02 0 
3 (Delta) 4 (Yg) 0.01 0 
For a single line-to-ground fault current on phase A, Table 6-4, 6-5 and 6-6 summarize the 
contributions on each line and transformer sections for each phase.  
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Table 6-4: Contribution of Fault Current for phase A for the 5 Bus System 
Fault 
Bus 
Contributions to Fault Current 
GEN 
Bus-to-Bus 
Current 
Line Phase A 
OR CYME 
[A] 
Reference 
[A] 
Reference 
[p.u.] 
Diff(%) 
TRSF 
1 G1 GRND_1 132455.09 132433.66 34.41 0.02 
  T1 5_1 44685.91 44683.37 11.61 0.01 
2 L1 4_2 862.17 862.03 5.151 0.02 
  L2 5_2 1503.75 1503.52 8.984 0.02 
3 G2 GRND_3  216435.04 216287.40 56.19 0.07 
  T2 4_3 31216.73 31239.40 8.11 0.07 
4 L1 2_4 291.63 291.61 1.742 0.01 
  L3 5_4  1749.8 1749.68 10.46 0.01 
  T2 3_4 7342.42 7342.43 43.88 0.00 
5 L2 2_5  438.61 438.57 2.621 0.01 
  L3 4_5 2631.65 2631.40 15.72 0.01 
  T1 1_5 3986.3 3986.26 23.82 0.00 
     
Max.Diff (%) 0.07 
 
Table 6-5: Contribution of Fault Current for phase B for the 5 Bus System 
Fault 
Bus 
Contributions to Fault Current 
GEN 
Bus-to-Bus 
Current 
Line Phase B 
OR CYME 
[A] 
Reference 
[A] 
Reference 
[p.u.] 
Diff(%) 
TRSF 
1 G1 GRND_1 22342.95 22337.84 5.804 0.02 
  T1 5_1 22342.95 22337.84 5.804 0.02 
2 L1 4_2 18.84 18.84 0.1124 0.02 
  L2 5_2 18.84 18.84 0.1124 0.02 
3 G2 GRND_3  15608.37 15619.69 4.055 0.07 
  T2 4_3 15608.37 15619.70 4.055 0.07 
4 L1 2_4 74.72 74.72 0.4464 0.00 
  L3 5_4  448.3 448.31 2.679 0.00 
  T2 3_4 523.02 523.03 3.125 0.00 
5 L2 2_5  112.37 112.37 0.6716 0.00 
  L3 4_5 674.23 674.23 4.029 0.00 
  T1 1_5 786.6 786.59 4.7 0.00 
     
Max.Diff (%) 0.07 
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Table 6-6: Contribution of Fault Current for phase C for the 5 Bus System 
Fault 
Bus 
Contributions to Fault Current 
GEN 
Bus-to-Bus 
Current 
Line Phase C 
OR CYME 
[A] 
Reference 
[A] 
Reference 
[p.u.] 
Diff(%) 
TRSF 
1 G1 GRND_1 22342.95 22337.84 5.804 0.02 
  T1 5_1 22342.95 22337.84 5.804 0.02 
2 L1 4_2 18.84 18.84 0.1124 0.02 
  L2 5_2 18.84 18.84 0.1124 0.02 
3 G2 GRND_3  15608.37 15619.69 4.055 0.07 
  T2 4_3 15608.37 15619.70 4.055 0.07 
4 L1 2_4 74.72 74.72 0.4464 0.00 
  L3 5_4  448.3 448.31 2.679 0.00 
  T2 3_4 523.02 523.03 3.125 0.00 
5 L2 2_5  112.37 112.37 0.6716 0.00 
  L3 4_5 674.23 674.23 4.029 0.00 
  T1 1_5 786.6 786.59 4.7 0.00 
     
Max.Diff (%) 0.07 
Results show a maximum difference of 0.07%. This is acceptable knowing that the reference 
provides p.u. results with 2 digit precision. Since contributing fault currents are derived from 
voltages, we conclude that bus voltages are also validated.  
6.2. IEEE 13-Node Test Feeder 
The IEEE 13-Node Test Feeder is one of several test feeders provided by the IEEE PES 
Distribution System Analysis Subcommittee [9]. The tests feeders are intended to evaluate the 
accuracy and capability of power system software to solve unbalanced distribution systems. 
Figure 6-2 shows the system modeled in CYME. Results have been compared with the 
Subcommittee results. The Subcommittee has used the following software packages to create the 
benchmark: 
1- WindMil by Milsoft Utility[48] 
2- Radial Distribution Analysis Package (RDAP) [49] 
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Figure 6-2: IEEE 13-Node Test Feeder 
The common assumptions presented in section 5-2 and uses in distribution planning short-
circuit analysis are considered to compute short-circuit currents. The results found for the short-
circuit summary are presented in Table 6-7, Table 6-8 and Table 6-9. They match with an error 
less than 0.1% for all short-circuit types.  
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Table 6-7: Short-Circuit Summary method for LLL, LG and LLLG Faults 
 
Table 6-8: Short-Circuit Summary for LLG Faults 
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Table 6-9: Short-Circuit Summary for LL Faults 
 
It is interesting comparing these values with traditional sequence network based YBus 
method. CYME has also a sequence component algorithm method based on [4]-[6]. The 
maximum error is 7.4%. Since the substation impedance is provided in sequence, both multiphase 
and sequence methods compute the same values. The error seems to be proportional to the 
distance of the node from the substation. The error should increase if the traditional assumptions 
are not considered. Hence, calculating the short-circuit in operations using those assumptions can 
lead to large erroneous values.  
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Table 6-10: Short--Circuit Summary using Sequence Method 
 
Table 6-11: Maximum Difference between Phase and Sequence Method 
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6.3. Performance Tests 
The performance of the resolution process of the short-circuit analysis is important for 
commercial use of the algorithms presented in this document. To investigate the performance, the 
resolution time for the KLU solver and the MKL solver were compared for the different system 
sizes. The tested algorithm is the Short-Circuit Summary algorithm M2. The systems are 
interconnected and constitute a single system. Hence, starting from an original 5110 matrix size 
system shown in Figure 6-3, larger systems were created by interconnecting the same network 
with a random loop point. 
 
Figure 6-3: System for Performance Test 
The tests were performed using a computer with Windows 7 64 bits, Intel Core 2 Quad 
(Q9550) at 2.83 Ghz with 4 GB RAM.  
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The distribution network consists of mostly overhead lines, protection devices and 
distributed loads. It can be found in the sample network provided by the engineering software 
CYME [47].  
Table 6-12: KLU vs MKL PARDISO Resolution Time 
System Buses 
Matrix 
Size 
Short-Circuit Time [s] 
KLU MKL PARDISO 
1 1223 5110 2.1 6.8 
2 2445 10217 8.4 23.6 
4 4889 20431 34.4 113.9 
8 9777 40859 183.3 510.9 
16 19553 81715 815.1 6235.8 
The results shown in Table 6-12 confirm the advantage of the triangular block permutation 
strategy used by KLU. The KLU resolution time is faster than MKL PARDISO by an 
approximate factor of 3. These resolution times are problematic when integrating short-circuit 
algorithms in a commercial software. Rule of thumb is that over 10 seconds, the users are irritated 
by the resolution time. Since distribution feeders can be over 10 000 buses, the users’ threshold is 
surpassed.  
The Figure 6-4 illustrates the high performance of KLU versus MKL PARDISO. To focus 
on the values, the MKL PARDISO results for the 16 bus network system have been removed. To 
overcome the performance issues, further investigations in solver options need to be performed. 
During this research project, investigations were conducted evaluating the multiple right-hand 
side (rhs) feature of MKL PARDISO. Even with parallelization of the process using an OpenMP 
approach, the results have shown poor performances. 
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Figure 6-4: Short-Circuit Resolution Time as a Function of Matrix Size 
 
A test conducted on two sample matrices with 10 non-zeros elements per rows for two 
different sizes, shows that for relatively small matrices, the resolution time is even greater when 
using parallel multiple right-hand side option. It seems that preparing the data for parallel 
resolution takes more time than actually solving the system in sequential mode. Higher size 
matrices perform better. Hence, for very large matrices (over 50 000), there might be an interest 
for using this feature. 
Table 6-13: Multiple Rigth-Hand Side Test Results 
5000 x 5000  
 
20000 x 20000  
rhs Time [s] 
 
rhs Time [s] 
1 9,734 
 
1 248,932 
2 33,14 
 
2 659,347 
4 19,734 
 
4 415,055 
8 15,687 
 
8 306,088 
16 13,203 
 
16 260,636 
32 12,406 
 
32 239,574 
64 12,531 
 
64 232,651 
128 15,734 
 
128 259,808 
When solving the short-circuit summary with the current injection method, similar to 
calculating the inverse matrix, there are numerous calculations that are done that are not 
necessary to obtain the short-circuit values. Hence, another strategy that could be used to solve 
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the performance issue is using algorithms that solve only the selected inversion of a sparse 
matrix. These algorithms are under development and should be integrated in solvers in the next 
few years [46]. These algorithms can compute selected values of the vector x of the injection 
current method by applying efficient factorization on matrix A. This will truly reduce the 
computation time since the forward/backward step is no longer necessary. 
After testing the same matrices presented in Table 6-12 on a prototype performing the 
partial inverse (SellINV method [46]), Table 6-14 presents the performance results comparing the 
short-circuit algorithm M2 with the partial inverse method. 
 
Table 6-14: Performance Results Comparing KLU, MKL PARDISO and SellINV  
System Buses 
Matrix 
Size 
Short-Circuit Time [s] 
KLU 
MKL 
PARDISO 
SellINV 
1 1223 5110 2.1 6.8 < 2 
2 2445 10217 8.4 23.6 < 2 
4 4889 20431 34.4 113.9 < 2 
8 9777 40859 183.3 510.9 < 2 
16 19553 81715 815.1 6235.8 6 
Furthermore, Table 6-15 presents results from an additional test done using only SellINV 
on a 78209 node system. For this case, the time has been separated for the 4 main blocs for 
solving the short-circuit: 
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Table 6-15: Performance Results for SelllINV method on a 78209 node system 
Solving Steps 
Short-Circuit Time [s] 
SellINV 
Preparing the data 16 
Building the matrices 45 
Solving the system 3 
Post Process 57 
TOTAL: 121 
Table 6-14 and 6-15 truly demonstrates the strength of this new algorithm! 
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CHAPTER 7. CONCLUSION 
The present research work demonstrated the implementation of algorithms to solve short-
circuit analysis for complex unbalanced distribution systems using the multiphase modified-
augmented-nodal analysis method. The method has been implemented in commercial engineering 
analysis software CYME v5.04 to handle radial, highly meshed, phase-merging, three-phase, 
single phase and large (> 10 000 bus) systems. Typical MANA models for devices in the 
distribution system were presented. The documented devices are substation sources, two-winding 
transformers, three-winding transformers, electronically coupled generators, synchronous 
machines, induction machines, overhead electromagnetic coupled lines, cables and switching and 
protective devices. Two main algorithms were presented. The first algorithm, Fault Flow 
algorithm, was used to compute shunt, series and simultaneous fault currents at fault locations 
with the evaluation of contributing currents on all network devices using multiphase circuits. The 
second algorithm, Short-circuit summary, was used to compute short-circuit currents at all 
locations of the system with an efficient method oriented for planning and operation purposes. 
Two high-performance, robust, memory efficient and easy to use package solvers for large sparse 
asymmetric linear systems and ill-conditioned networks were presented highlighting their main 
features. Performance remains an issue for the Short-circuit summary algorithm. Further research 
must be conducted in this area. 
The validation results show that the algorithms and device MANA models provide accurate 
results. Furthermore, we have demonstrated the capability of handling complex configurations 
such as phase-merging topology and single phase DG.  
Further research should also include the integration of other network devices, such as 
electronically coupled generators MANA models  
The overall objectives have been reached.   
82 
 
REFERENCES 
[1] J. Mahseredjian, S. Dennetière, L. Dubé, B. Khodabakhchian and L. Gérin-Lajoie, ―On a 
new approach for the simulation of transients in power systems‖,  Proceedings of 
International Conference on Power Systems Transients, IPST 2005 in Montréal, June 2005. 
[2] J. Mahseredjian and F. Alvarado, ―Creating an Electromagnetic Transients Program in 
MATLAB: MatEMTP‖, IEEE Trans. Power Delivery, vol. 12, pp. 380-388, January 1997 
[3] J. Mahseredjian, ―Expandable modified-augmented-nodal analysis‖, Notes from École 
Polytechnique de Montréal, pp.1- 5, 2004 
[4] P.M. Anderson, ―Analysis of Faulted Power Systems‖, Iowa State University Press, 1973 
[5] J. D. Glover and M. S. Sarma, ―Power System Analysis and Design‖, 2002 
[6] J. Arrillaga and N. R.Watson, ―Computer Modeling of Electrical Power Systems‖, 2nd ed. 
New York: Wiley, 2001 
[7] C.L. Fortescue, ―Method of Symmetrical Coordinates Applied to the Solution of Polyphase 
Networks‖, A.I.E.E. Transactions, v.37, Part II, pp. 1027-1140, 1918 
[8] C.F. Wagner and R.D. Evans, ―Symmetrical Components‖, McGraw-Hill Book Company, 
1933 
[9] W. H. Kersting, ―Radial distribution test feeders,‖ in Proc. IEEE Power Eng. Soc. Winter 
Meeting, vol. 2, pp. 908–912, Jan. 2001. 
[10] IEEE Working Group on Protection and Coordination of Industrial and Commercial Power 
Systems ―IEEE Recommended Practice for Protection and Coordination of Industrial and 
Commercial Power Systems‖, IEEE Std 242-2001, 2001 
[11] B. Liu and B. Li, ―A general algorithm for building Z-matrix based on Conference on 
transitional matrices, ‖ in Electric Utility Deregulation and Restructuring and Power 
Technologies, DRPT 2008. Third International, pp. 794-797, 2008. 
[12] T. Feng and B. Liu, ―A Novel Algorithm for Building Z-Matrix of Electric Power Network 
including CCVS,‖ in Power and Energy Engineering Conference, APPEEC 2009. Asia-
Pacific, pp.1-5, 2009 
[13] G. Gross and H. W. Hong, ―A Two-step Compensation Method for Solving Short Circuit 
Problems‖, IEEE Trans. on Power Apparatus and Systems, Vol. PAS- 101, No. 6, pp. 1322-
1331 June 1982. 
83 
 
[14] V. Brandwajn and W. F. Tinney, ―Generalized Method of Fault Analysis," IEEE Trans. on 
Power Apparatus and Systems, Vol. PAS- 104, No. 6, pp. 1301-1306, June 1985. 
[15] R.C. Dugan, ―A perspective on transformer modeling for distribution system analysis,‖ in 
Proc. IEEE Power Eng. Soc. General Meeting, vol 1, pp. 114–119. Jul 2003. 
[16] W. H. Kersting and W. H. Phillips, ―Distribution system short circuit analysis,‖ in Proc. 
25th Intersociety (IECEC), vol. 1, pp. 310–315, 1990. 
[17] W. H. Kersting and W. H. Philips, ―Distribution feeder line models,‖ IEEE Trans. Ind. 
Appl., vol. 31, no. 4, pp. 715–720, Jul.–Aug. 1995. 
[18] J.-H. Teng, ―Fast short-circuit analysis method for unbalanced distribution systems‖, in 
Proc. IEEE Power Eng. Soc. General Meeting, pp.240-245, July 2003. 
[19] J. H. Teng, ―Systematic short circuit analysis method for unbalanced distribution systems,‖ 
Proc. Inst. Elect. Eng., Gen., Transm., Distrib., vol. 152, no. 4, pp. 549–555, Jul. 2005. 
[20] R. Ebrahimi and S. Jamali, ―Short-circuit analysis in unbalanced distribution networks‖, 
University Power Engineering Conference (UPEC), 42
nd
 International, pp. 942 – 946, Sept. 
2007. 
[21] Z. Xiaofeng, F. Soudi, D. Shirmohammadi, and C. S. Cheng, ―A distribution short circuit 
analysis approach using hybrid compensation method‖, IEEE Trans. Power Syst., vol. 10, 
no. 4, pp. 2053–2059, Nov. 1995. 
[22] A. Tan, W.-H. E. Liu, and D. Shirmohammadi, ―Transformer and load modeling in short 
circuit analysis for distribution systems‖, IEEE Trans. Power Syst., vol. 12, no. 3, pp. 1315–
1322, Aug. 1997. 
[23] T.-H. Chen, M.-S. Chen, W.-J. Lee, P. Kotas and P. V. Olinda, ―Distribution system short 
circuit analysis - a rigid approach,‖ IEEE Power Industry Computer Application 
Conference, pp. 22–28, May 1991 
[24] C.W. Ho, A.E. Ruehli, P.A. Brennan, ―The modified nodal approach to network analysis‖, 
in: Proceedings of the International Symposium on Circuits and Systems, San Francisco, pp. 
505–509, April 1974 
[25] I. Kocar and J. S. Lacroix, ―Implementation of a Modified Augmented Nodal Analysis 
Based Transformer Model into the Backward Forward Sweep Solver‖, Revised and 
resubmitted to IEEE Trans. Power System, March 2011. 
84 
 
[26] EMTP-RV, 2011 [On Line]. Available: http://www.emtp.com  [Consultant December 17 
2011]. 
[27] Thomas Allen Short, ―Electric Power Distribution Handbook‖, Boca Raton, FL: CRC Press, 
pp.233 - 266 Sept. 2004 
[28] Réal-Paul Bouchard et Guy Oliver, ―Électrotechnique‖, 2e édition, Montréal, Presses 
Internationales Polytechnique p.312, 1999 
[29] J.E. Hobson and R.L. Witzke, ―Electrical Transmission and Distribution Reference Book‖, 
Chapter 5 - Power Transformers and Reactors, Raleigh North Carolina, 5
th
 edition, ABB 
Power T&D Company Inc., p.138, 1997 
[30] T.Gonen, ―Electrical Power Distribution System Engineering‖, CRC Press, p.834, 2007 
[31] J. R. Carson, ―Wave Propagation in Overhead Wires with Ground Return‖ Bell System 
Tech. J. 5, pp.539-554, 1926 
[32] W. H. Kersting, ―Distribution System Modeling and Analysis‖, Boca Raton, FL: CRC 
Press, p. 91, Aug. 2002. 
[33] C. Gary, ―Approche Complete de la Propagation Multifilaire en Haute Fréquence par 
Utilisation des Matrices Complexes‖, EDF Bulletin de la Direction des Études et 
Recherche-Série B, No.3/4, pp.5-20, 1976 
[34] A. Yazdani et al. ―Modeling Guidelines and a Benchmark for Power System Simulation 
Studies of Three-Phase Single-Stage Photovoltaic Systems,‖ IEEE Transactions on Power 
Delivery , vol. 26, iss. 2, pp 1247-1264, April 2011. 
[35] M.E. Baran and I. El-Markaby, ―Fault analysis on distribution feeders with distributed 
generators‖, IEEE Transactions on Power Systems, vol. 2, no. 4, pp. 945–950, November 
2005. 
[36] P. Karaliolios, et al. ―Overview of Short-Circuit Contribution of Various Distributed 
Generators on the Distribution Network,‖ Universities Power Engineering Conference, 
UPEC 2008. 43rd International, 2008. 
[37] T. A. David, ―Summary of available software for sparse direct methods‖, University of 
Florida Report, pp.1-6, March 2009 
85 
 
[38] N. I. M. Gould, Y Hu, J.A. Scott, ―A numerical evaluation of sparse direct solvers for the 
solution of large sparse, symmetric linear systems of equations‖, CCLRC Technical Report 
RAL-TR-2005-005, 2005 
[39] T. A. Davis, ―Direct Methods for Sparse Linear Systems‖, SIAM, Philadelphia, Sept. 2006 
[40] ―Functions > Mathematics > Sparse Matrices, User’s Guide,‖ 2011 [On Line]. Available: 
http://www.mathworks.com/help/techdoc/ [Consultant December 17 2011]. 
[41] T. A. Davis and E. P. Natarajan, ―Algorithm 8xx : KLU, a direct sparse solver for circuit 
simulations problems‖, ACM Transactions on Mathematical Software, Vol V, No. N, pp.1-
17, 2007 
[42] O. Schenk and K. Gartner, ―Parallel Sparse Direct and Multi-Recursive Iterative Linear 
Solvers‖, PARDISO User Guide Version 4.1.2, pp.1-59 Feb 2011 
[43] Cadence PSpice A/D and Advanced Analysis, 2011 [On Line]. Available: 
http://www.cadence.com  [Consultant December 17 2011]. 
[44] R.Dugan, ―Reference Guide. The Open Distribution System Simulator (Open DSS), ‖ EPRI, 
July 2010 
[45] A. Amundsen, ―Method and system for series fault protection‖, US Patent, US6621677, 
2003, [On Line]. Available:  
http://www.freepatentsonline.com/6621677.html [Consultant august 17 2011]. 
[46] CYME Software, 2011 [On Line]. Available: http://www.cyme.com  [Consultant December 
17 2011]. 
[47] A. Fortin, ―Analyse numérique pour ingénieurs‖, Presses Internationales Polytechnique, 2e 
édition, pp.103-166, 2001 
[48] WindMil by Milsoft Utility Solutions, [On Line]. Available: http://www.milsoft.com  
[Consultant December 17 2011]. 
[49] Radial Distribution Analysis Package (RDAP) [On Line]. Available: 
http://www.zianet.com/whpower/whpc3.html [Consultant December 17 2011]. 
[50] L. Lin, C. Yang, J. C. Meza, J. Lu, L. Ying, W. E., ―SelInv—An Algorithm for Selected 
Inversion of a Sparse Symmetric Matrix‖, ACM Transactions on Mathematical Software, 
Volume 37, Issues 4, pp.1-19, Feb 2011 
 
